User-friendly compact model of magnetic tunnel junctions for circuit simulation based on switching probability

Haoyan Liu, Takashi Ohsawa

研究成果: Conference contribution

抜粋

We propose a new compact MTJ model for circuit simulation which is implemented by Verilog-A and can be easily built in de-facto standard SPICE. The model is based on switching probability of an MTJ with time-varying input current. The transition between the adiabatic precessional model and the thermal activation model is made smooth by using an interpolation function with a technique to predict a switching time from an input current. Simulation results validate that the model is consistent with physical model and effective for MTJ/CMOS hybrid circuit simulation.

元の言語English
ホスト出版物のタイトル2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019
出版者Institute of Electrical and Electronics Engineers Inc.
ISBN(電子版)9781728106557
DOI
出版物ステータスPublished - 2019 4
イベント2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019 - Hsinchu, Taiwan, Province of China
継続期間: 2019 4 222019 4 25

出版物シリーズ

名前2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019

Conference

Conference2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019
Taiwan, Province of China
Hsinchu
期間19/4/2219/4/25

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Safety, Risk, Reliability and Quality
  • Instrumentation
  • Computer Networks and Communications
  • Hardware and Architecture

フィンガープリント User-friendly compact model of magnetic tunnel junctions for circuit simulation based on switching probability' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用

    Liu, H., & Ohsawa, T. (2019). User-friendly compact model of magnetic tunnel junctions for circuit simulation based on switching probability. : 2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019 [8741646] (2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/VLSI-DAT.2019.8741646