VLSI architecture of a low complexity face detection algorithm for real-time video encoding

Tianruo Zhang, Minghui Wang, Chen Liu, Satoshi Goto

研究成果: Conference contribution

抄録

Combining video encoder and content analyzer to improve the encoding efficiency by content-aware algorithms is very challenging now. For the aiming application of low cost hardware real-time encoder with face detectionfor videophone, this paper proposes a face detection algorithm to detect each macroblock (MB) as one part of a face or not. This face detection algorithm has a unique estimation-and-verification process and can be combined with a H264 encoder by MB level pipeline architecture. 97.91% MBs in faces can be detected. VLSl architecture of proposed face detection algorithm is designed and an area of 4.3k gates is achieved. Power consumption is only 1.45mW at 100MHz. The detection speed achieves 1315fps in ClF sequences.

本文言語English
ホスト出版物のタイトルASICON 2009 - Proceedings 2009 8th IEEE International Conference on ASIC
ページ147-150
ページ数4
DOI
出版ステータスPublished - 2009
イベント2009 8th IEEE International Conference on ASIC, ASICON 2009 - Changsha
継続期間: 2009 10 202009 10 23

Other

Other2009 8th IEEE International Conference on ASIC, ASICON 2009
CityChangsha
Period09/10/2009/10/23

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

フィンガープリント 「VLSI architecture of a low complexity face detection algorithm for real-time video encoding」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル